Sustainable fault-handling of reconfigurable logic using throughput-driven assessment. Carthik Anand Sharma

ISBN: 9780549888833

Published:

NOOKstudy eTextbook

155 pages


Description

Sustainable fault-handling of reconfigurable logic using throughput-driven assessment.  by  Carthik Anand Sharma

Sustainable fault-handling of reconfigurable logic using throughput-driven assessment. by Carthik Anand Sharma
| NOOKstudy eTextbook | PDF, EPUB, FB2, DjVu, AUDIO, mp3, RTF | 155 pages | ISBN: 9780549888833 | 4.72 Mb

A sustainable Evolvable Hardware (EH) system is developed for SRAM-based reconfigurable Field Programmable Gate Arrays (FPGAs) using outlier detection and group testing-based assessment principles. The fault diagnosis methods presented hereinMoreA sustainable Evolvable Hardware (EH) system is developed for SRAM-based reconfigurable Field Programmable Gate Arrays (FPGAs) using outlier detection and group testing-based assessment principles.

The fault diagnosis methods presented herein leverage throughput-driven, relative fitness assessment to maintain resource viability autonomously. Group testing-based techniques are developed for adaptive input-driven fault isolation in FPGAs, without the need for exhaustive testing or coding-based evaluation.

The techniques maintain the device operational, and when possible generate validated outputs throughout the repair process.-Adaptive fault isolation methods based on discrepancy-enabled pair-wise comparisons are developed. By observing the discrepancy characteristics of multiple Concurrent Error Detection (CED) configurations, a method for robust detection of faults is developed based on pairwise parallel evaluation using Discrepancy Mirror logic. The results from the analytical FPGA model are demonstrated via a self-healing, self-organizing evolvable hardware system.

Reconfigurability of the SRAM-based FPGA is leveraged to identify logic resource faults which are successively excluded by group testing using alternate device configurations. This simplifies the system architects role to definition of functionality using a high-level Hardware Description Language (HDL) and system-level performance versus availability operating point. System availability, throughput, and mean time to isolate faults are monitored and maintained using an Observer-Controller model. Results are demonstrated using a Data Encryption Standard (DES) core that occupies approximately 305 FPGA slices on a Xilinx Virtex-II Pro FPGA.

With a single simulated stuck-at-fault, the system identifies a completely validated replacement configuration within three to five positive tests. The approach demonstrates a readily-implemented yet robust organic hardware application framework featuring a high degree of autonomous self-control.



Enter the sum





Related Archive Books



Related Books


Comments

Comments for "Sustainable fault-handling of reconfigurable logic using throughput-driven assessment.":


thesatoriteacompany.com

©2012-2015 | DMCA | Contact us